This paper presents a 10-bits successive approximation register analog-to-digital converter (SAR ADC) for low-power applications. The input signals are multiplied by two because the dual sampling technique is used during the sampling phase. In this design, a comparator circuit with four input terminals was also applied to implement a fully differential capacitive digital-to-analog converter (CDAC). Simultaneously, by employing an area-efficient and low-energy switching scheme for the capacitive digital-to-analog converter, the average switching energy can be reduced significantly. The proposed design also achieved a reduction in the number of the capacitors and the controlled switches compared with those required in the conventional SAR ADC design. A prototype had been designed and implemented using TSMC 90-nm CMOS 1P9M technology. The measurement results showed that differential nonlinearity and integral nonlinearity of 0.36 least significant bit (LSB) and 0.45 LSB, respectively. At a sampling rate of 50-MS/s with a single 1.2-V power supply, the power consumption was 664 µW. This design also achieved a signal-to-noise-and-distortion ratio of 57.6 dB and spurious-free dynamic range of 65.8 dB at the input frequency of 5-MHz. The ADC core occupied an active area of 102 × 235 µm 2 .
I. INTRODUCTION
Analog-to-digital converters (ADCs) that function at low-power levels have been widely used for various applications, such as biomedical instrumentation applications and wireless sensor networks, for economizing energy consumption. For low-power and low-speed (below several tens of MS/s) system applications, successive approximation register analog-to-digital converter (SAR ADC) has been a popular candidate among the various types of ADCs because it has many advantages such as moderate resolution and speed, no static power consumption, and a simpler structure. Moreover, with the feature sizes of CMOS devices scaled down, SAR ADCs can be operated at higher conversion rate and lower power consumption.
The block diagram of a conventional 10-bits SAR ADC is shown in Fig. 1 . It is composed of a front-end sample-and-hold (S/H) circuit, a binary-weighted CDAC, a comparator, registers, the controlled switches, and a SAR control logic circuit [1] . The operations of the SAR ADC are as follows. During the sampling phase, the analog input signal The associate editor coordinating the review of this manuscript and approving it for publication was Cihun-Siyong Gong . is sampled by the S/H circuit. During the following conversion cycles, the SAR ADC uses a binary search algorithm to determine the digital outputs. The conversion starts from the most significant bit (MSB), and the procedure repeats until the least significant bit (LSB) is decided. In other words, the output voltage of the CDAC successively approximates the sampled input voltage. In each clock cycle, one bit of the VOLUME 8, 2020 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ digital output is obtained. Therefore, N+1 clock cycles are required for the N-bit digital code conversion. Fig. 2 shows the conventional binary-weighted CDAC for 10-bits based on the charge redistribution principle [1] . In a conventional 10-bits SAR ADC, the total capacitance of the CDAC is 1024C for one side, where C is the unit of capacitance. The CDAC arrays occupy a large layout area and consume considerable power consumption. Moreover, the total capacitance of the CDAC increases exponentially with increasing resolution. However, the S/H function had been accomplished by the CDAC. The input equivalent sampling capacitance of the 10-bits ADC is very large, and a front-end analog buffer is required to assist with input signal sampling because of this large capacitive load. For low-power system applications, it is inefficient to integrate this circuit with the SAR ADC.
In the past literature, there are many capacitor-switching schemes that had been reported to reduce the switching energy and the total capacitance [2]- [5] . Compared with the conventional CDAC structure, monotonic switching, V cm -based switching, and tri-level switching reduced energy consumption by 81.26%, 87.52%, and 96.89%, respectively [2] - [4] . On the other hand, these switching schemes also reduced the total capacitance of the CDAC by 50% or 75%. For example, 10-bits CDAC of monotonic switching scheme presented in [2] is shown in Fig. 3 . the total capacitance of the CDAC is 512C for one side, which is only half of the conventional CDAC. Although these architectures have achieved good results, there are still improvements such as the complexity of digital circuit, power consumption, and chip area.
The switching scheme employed in our proposed SAR ADC is a modified version of those used in [6] and [7] . These switching schemes are based on the dual sampling technique. However, there are some difficulties that must be overcome in [6] and [7] . This paper proposes a switching scheme based on the dual sampling technique for minimizing the switching energy and also achieving a significant reduction in the total capacitance. Moreover, the digitally controlled logic circuit is relatively simple compared with the methods of the past literatures. The reduction of switching energy and the simplification of the digitally controlled circuit are very beneficial to the overall power consumption. Last, the accuracy of V cm does not affect the precision of the CDAC except during the generation of the least significant bit (LSB). Therefore, the proposed CDAC architecture provides an alternative approach to design and implement low-power SAR ADC.
The rest of this paper is organized as follows. Section II describes the design concepts and the proposed CDAC architecture. The analysis of switching energy is also presented in this section. Section III describes the CMOS implementation of key building blocks. In particular, a comparator with four input terminals will be used in the proposed SAR ADC. Section IV discusses the experimental results of the prototype SAR ADC. Finally, conclusions are given in Section V.
II. SAR ADC ARCHITECURE A. PROPOSED CDAC SWITCHING SCHEME
To simplify the description of the proposed switching scheme, taking 4-bits SAR ADC as an example. Fig. 4 displays the proposed CDAC structure that is realized using a comparator, C-C capacitor arrays, and the other sampling capacitors (C s ). In this design, a four-input dynamic comparator is employed to amplify the difference voltage of input signals, which can be represented as
The comparison level and result as well as the switching energy are also illustrated in Fig. 4 .
During the sampling phase, the differential input signals (V ip and V in ) are simultaneously sampled on the C-C capacitor arrays and the other sampling capacitors (C s ). Whereas the sampling capacitors (C s ) have top plates connected to V ref , the C-C capacitor arrays have bottom plates of connected to ground, meaning that the dual sampling technique is employed for this operation [6] , [7] .
Subsequently, the hold phase and most significant bit (MSB) conversion cycle were merged together. The input sampling switches were switched off; the bottom plates of the sampling capacitors were connected to ground. The switching energy during transition can be calculated by the equation (1): (1) . Thus, the proposed switching scheme achieves no switching energy consumption in the first two transition processes. VOLUME 8, 2020 After the second comparison cycle, one of the C-C capacitor arrays remains [0, 0] and the other becomes [1, 0] on the basis of the second comparison result. Subsequently, the third comparison is performed and the digital output b 1 is produced. In the LSB conversion cycle, V cm is the third reference voltage for determining the digital output b 0 . The third voltage V cm is equal to one-half of the reference voltage.
In previously published papers [3] - [5] , the simultaneous use of V ref and V cm makes the digitally controlled circuit more complicated. However, this novel scheme has a remarkably efficient switching procedure. As illustrated in Fig. 4 , the differential CDAC has only one capacitor that switched from the ground to V ref or from the ground to V cm in each comparison cycle. In other words, less switching activity implies less energy consumption, and a simple implementation of the digitally controlled logic circuit becomes possible. The power consumption of the digital circuit will be also reduced.
Using the proposed CDAC architecture, a 10-bit SAR ADC can be conceived, as illustrated in Fig. 5 . The unit capacitance (C) and the sampling capacitor (C s ) are set to 10 fF and 0.5 pF, respectively. The proposed 10-bits SAR ADC has a total capacitance of 1.78 pF for one side. The determination of capacitor value will be discussed in section III-B.
On the other hand, compared with the switching schemes based on the dual sampling technique [6] , [7] , the proposed switching scheme is advantageous in terms of the fully CDAC architecture, total capacitance, and energy saving capability, as shown in Table 1 .
From the above analysis, there were four improvements in the proposed CDAC architecture. First, a comparator circuit with four input terminals was employed to amplify the difference voltage of input signals. Therefore, a fully differential CDAC was implemented in the proposed SAR ADC. A fully differential structure reduced coupling with common-mode noise, which caused the differential cancellation of common-mode hold pedestal and noise and allowed the use of smaller values for capacitors than in the single-ended architecture.
Second, although the CDAC architecture was fully differential, its total capacitance was smaller than the total capacitance of the single-ended architectures based on the dual sampling technique. Compared with the conventional CDAC structure, the total capacitance of the proposed CDAC architecture decreased significantly to 82.61%. The reduction in the total capacitance was highly beneficial for designing each block of the proposed SAR ADC, including the bootstrapped switch, comparator, and CDAC switching circuit. This is the key point to reduce power consumption and improve the conversion rate in the circuit-level design.
Additionally, the proposed CDAC switching scheme consumed no switching energy in the first two transitions. Compared with the conventional CDAC structure, the average switching energy of the proposed CDAC architecture decreased significantly to 95.34%. Furthermore, the average switching energy of the proposed CDAC switching scheme was more favorable than that of the schemes presented in [6] and [7] . Finally, the differential CDAC exhibited only one capacitor that switched from ground to V ref or from ground to V cm in each comparison cycle. The less switching activity resulted in low-energy consumption, and a simple implementation of digitally controlled logic circuits became possible.
B. SWITCHING ENERGY ANALYSIS OF THE PROPOSED CDAC
To demonstrate the superiority of the proposed CDAC architecture, Fig. 6 compares the switching energy's behavioral simulation of this novel technique with those of other famous techniques in the past literatures for all output codes. In the behavioral simulations, a negative value was regarded as zero because the negative switching energy was usually wasted. Five state-of-the-art switching schemes are compared in Table 2 . As evident, the proposed scheme has the lowest total capacitance. The required number of controlled switches for this novel technique is lower than that required for existing switching schemes except for the monotonic technique [2] . Although the average switching energy was 63.5CV ref 2 , which is more than that of the tri-level switching technique, the proposed scheme is independent of V cm except during the LSB conversion cycle. As shown in Table 1 , the trilevel switching scheme utilizes a third reference voltage (V cm ) from the MSB conversion and the performance of the SAR ADCs depends highly on the V cm accuracy [4] . Moreover, the digitally controlled logic circuit of the proposed switching scheme is also simple compared with the tri-level switching scheme.
In this design, although the four-input dynamic comparator consumes more power than does the two-input comparator used in the other switching schemes, static current is not consumed by the four-input dynamic comparator, which is still appropriate for the low-power SAR ADC design [8] , [9] . The detailed operations of the four-input comparator will be described in section III-C.
Although the switching energy of this architecture is not the lowest in the existing CDAC architectures, this method favorably balances energy efficiency, accuracy, digital logic complexity, and chip area. Moreover, this CDAC architecture had been actually implemented in SAR ADC to prove its feasibility.
III. IMPLEMENTATION OF KEY BUILDING BLOCKS
The key building blocks of the proposed SAR ADC are the capacitor DAC, the bootstrapped switch, the four-input dynamic comparator, and the digitally controlled logic circuit. The design considerations for each block are described in the following subsections.
A. CAPACITOR DAC
The unit capacitance in the capacitor array should be as small as possible to save power consumption. The minimum value of unit capacitance is determined using the thermal noise, capacitor mismatch, and parasitic capacitance of the technology. According to the discussion in [10] and [12] , the capacitor mismatch is the main criterion for capacitance determination, and the lower bound for the mismatch-limited unit capacitor is derived as
where N is the ADC resolution, K σ is the matching coefficient, and K C is the capacitor density parameter [10] .
In the TSMC 90-nm CMOS process technology, the prototype integrated circuit used a metal-insulator metal (MIM) to construct the capacitor array. The MIM capacitor exhibited a density of 2.0fF per um 2 and a matching of 1.01% per um. Moreover, the effect of parasitic capacitance associated with interconnection metal wires was also taken into consideration. Finally, based on the equation (2) and simulation results, a unit capacitance of 10 fF was chosen to satisfy the requirements.
Regarding the requirements of the sampling capacitor (C s ), the thermal voltage resulting from the capacitor should be less than the quantization voltage [11] .
where V LSB is the voltage change when one least significant bit (LSB) varies. According to equation (3), the capacitance C s should be at least 0.06 pF. In this design, the input signal was simultaneously sampled using a C-C capacitor array and the sampling capacitor (C s ). The input signals were stored in the two sets of capacitors and the dynamic change must be more consistent during input signal sampling. Therefore, the value of the sampling capacitor (C s ) was selected to be close to the total capacitance of the C-C capacitor array. The sampling capacitor was set to 0.5 pF and the total capacitance was 1.78 pF (128C+C s ) for one side. According to the simulation results, this determination was also confirmed. Therefore, compared with the conventional CDAC structure, the total capacitance of the proposed CDAC architecture decreased considerably to 82.61%. Consequently, the total capacitance reduction results in lower power consumption and faster conversion. In addition to selecting the appropriate unit capacitance (C), the routing parasitic capacitance can considerably influence the capacitor matching accuracy. A careful layout for avoiding linearity degradation is essential. The layout floorplan of capacitors for each side of the proposed DAC is illustrated in Fig. 7 . The capacitor comprises two parts, namely a C-C capacitor array and sampling capacitors (C s ). In this work, a common-centroid strategy for the capacitor array was used to minimize the capacitor mismatch. Moreover, no matching was required between the C-C capacitor array and the sampling capacitor (C s ). Sampling capacitors were located on both sides and connected together. Finally, all capacitors were surrounded by the unit dummy capacitors for more favorable matching. 
B. BOOTSTRAPPED SWITCH
A major consideration for designing the SAR ADCs is the nonlinearity caused by the input sampling switch [13] , [14] . Two limitations arise from using NMOS or PMOS transistors as the sampling switches, including input-dependent on-resistance and input-dependent charge injection. These effects will result in nonlinear signal distortion. The bootstrapped switches (BS) are employed to reduce this problem.
In the proposed SAR ADC, the bootstrapped circuit, NMOS sampling switches, and the sampling capacitors are merged to perform the sample-and-hold circuit, as depicted in Fig. 8 . In this paper, the total sampling capacitors during the sampling phase include C s and the C-C capacitor array, as shown in Fig. 4 . The sampling switches M 9 and M 10 are turned on during sampling phase and off during hold phase. The bootstrapped circuit operates as follows:
When the control signal Clk s is low level, the voltage V DD is applied across C 1 by M 3 and M 4 . Simultaneously, the transistors M 5 and M 6 are turned off and the sampling switch is isolated. The value of V G is set to zero and the sampling switch turns off. When the control signal Clk s is high level, the transistors M 5 and M 6 are on. The bottom plate of C 1 is connected to V in and the voltage of the top plate is shifted to V DD + V in . The value of V G is changed to V DD + V in and the sampling switch turns on. The value of V GS for the sampling switches M 9 and M 10 is V DD , which is independent of V in and also larger than V DD -V in . Because this value is relatively independent of the input signal, rail-to-rail input signals can be used. Therefore, there are two advantages that the linearity of the sampling switch is improved and the signal-dependent charge injection is also reduced.
C. FOUR-INPUT DYNAMIC COMPARATOR
The proposed SAR ADC architecture uses a comparator circuit with four inputs to compare the input signals. The circuit diagram of the four-input dynamic comparator is presented in Fig. 9 [15] - [17] . The transistors M 3 , M 4 , M 5 , and M 6 are two sets of differential input pairs. Moreover, the control signal of the comparator is Clk c generated from the digitally asynchronous logic circuit. The operation is divided into two phases: reset phase and comparison phase.
When the control signal (Clk c ) is high, the comparator enters the reset phase. Because M 1 and M 2 are turned off, the upper half of the comparator does not operate. On the other hand, M 9 and M 14 are turned on and nodes A and B discharge to zero. At the same time, M 10 and M 13 are also turned on to lower nodes C and D, and both outputs V outp and V outn are high level. In this design, transistors M 9 , M 10 , M 13 , and M 14 are used to suppress memory effect and avoid interference with the comparator results for the next cycle.
By contrast, when the control signal (Clk c ) is low, the circuit begins the comparison operation. The voltage difference to be compared is (
Assuming that the voltages of V 1+ and V 2− exceed those of V 1− and V 2+ , respectively, the current flowing through M 3 and M 6 decreases, and the speed of voltage increase of node A decreases. As the current flowing through M 4 and M 5 increases, the voltage at node B increases quickly. When the voltage of node B increases, causing the V GS voltage of M 8 smaller than the PMOS threshold voltage (V TP ), then M 8 turns on. The voltage at node D also increases, causing the V GS voltage of M 7 to increase and switch off, while M 11 turns on and the voltage at node C decreases to zero. This condition causes M 8 to turn on fully, and the node D voltage is V DD . Therefore, the inverter forces the output voltage (V outp ) to become higher and the other output voltage (V outn ) to become lower. Finally, the next inverters will enhance the driving capability of the comparator.
Although the comparator inherently exhibits a strong immunity against variation in process, temperature, and supply voltage, a large offset of the comparator will affect SAR ADC linearity. In this design, the matching of two differential pairs is the primary concern. The offset voltage depends on the mismatch of transistor dimension β, threshold voltage V T , and load resistance R L , where β = 1 2 u p C ox W L . The offset voltage can be written as
However, the offset voltage is dominated by the mismatch of transistor dimension β [15] . The mismatch associated with transistors can be reduced by using common centroid layout technique and dummy transistor. According to Monte Carlo simulations, the standard deviation of an offset voltage was 0.08 mV. Moreover, the correct output voltages of the comparator (V outp and V outn ) were achieved within 300ps. Therefore, the proposed switching method made a fast and accurate decision.
D. DIGITALLY CONTROLLED LOGIC CIRCUIT
To avoid the use of a high-frequency clock generator, the proposed SAR ADC employed a digitally asynchronous logic circuit to generate control signals for the comparator and bootstrapped switches and performed successive approximation processes [2] , [3] . The digitally controlled logic circuit included shift registers, bit registers, and a switching logic block, which were developed using standard CMOS logic gates.
The procedure for generating the control signal was as follows. First, the external clock signal Clk was supplied to generate control signals Clk c and Clk s for the comparator and bootstrapped switches, respectively. The SAR control logic circuit comprising the asynchronous control logic, first DAC control logic, and second DAC control logic.
The schematic of the asynchronous control logic constructed using 10 DFFs with a reset function is illustrated in Fig. 10 . It was used to generate clock signals Clk i , where i was from 1 to 9. The signal Clk 9 was the switching control clock for the first DAC control logic, as illustrated in Fig. 11 . The signal V outp was the positive output of the comparator. The first DAC control logic was used to temporarily store the most significant bit (MSB) digital output (b 9 ) and to simultaneously produce the control signal S 9 for determining the switching situation for the sampling capacitor (C s ) during the MSB-1 conversion cycle. During conversion, the signal Clk s was at a low level.
The second CDAC control logic is presented in Fig. 12 . The control signal Clk i was sequentially connected to the second CDAC control logic, where i was from 1 to 8. The output signal S i was used to control the switching of the C-C capacitor array during the subsequent conversion cycle. For example, S 8 was the control signal for the switching of capacitor 64C, as illustrated in Fig. 5 . According to the different switching connections, the corresponding voltages across the inputs of the comparator were generated during each conversion cycle.
IV. EXPERIMENTAL RESULTS
The proposed low-power SAR ADC was designed and fabricated using TSMC 90-nm 1P9M CMOS technology. The full micrograph is shown in Fig. 13 . The contents of a micrograph have been marked so that each block can correspond to each part of the proposed SAR ADC. The input signal and the external clock signal are generated by using an Agilent 33250A function generator and an Aglient 81110A pattern generator, respectively. The SAR ADC has input range of 2.0 V pp differential. The experimental results of the prototype are presented below.
The static performance was measured using a code density test [18] , [19] . Fig. 14 illustrates the measured DNL and INL versus the digital output code. The DNL results were between -0.32 LSB and 0.36 LSB, indicating that no codes were missing. The INL results were between -0.38 LSB and 0.45 LSB. The dynamic performance of the proposed SAR ADC was measured using tone testing. Fig. 15 displays the measured ADC output spectrum at a 5-MHz input frequency and 50-MS/s conversion rate. The SNDR was 57.6 dB and the SFDR was 65.8 dB. The effective number of bits (ENOB) is 9.26 bit. Fig. 16 presents a plot of the measured results of the SNDR and SFDR versus the input frequency at a 50-MS/s conversion rate. Moreover, Fig. 17 presents a plot of the measured result of the SNDR and SFDR versus the conversion rate with a 5MHz sinusoidal input signal. When the conversion rate is promoted to 60-MS/s, the SNDR and SFDR are 55.9 dB and 64.9 dB, respectively. The ENOB is still close to 9 bit.
Compared with the previous studies that showed the proportion of power consumed by each block, the proposed CDAC structure had its superiority [10] , [11] , [20] . In [10] , the SAR ADC was operated at dual-supply mode. The measured power of the CDAC part contributes 62.26% and 45.83% of the total power, respectively. In [11] , the power breakdown indicated that the CDAC, digital, and analog blocks consumed 48.2%, 36.7%, and 15.1% of the total power, respectively. In [20] , the simulated power consumed by each block indicated that the CDAC consumed a large proportion (approximately 69.03%) of the total power. In this work, the total power was 664 µW, with a 1.2-V power supply at a 50-MS/s conversion rate. Fig. 18 indicates that the CDAC block, digitally controlled logic circuit, and analog block consumed 38.2%, 45.6%, and 16.2% of the total power, respectively. The feature of the proposed switching scheme can be verified by the aforementioned details. However, the power of the digitally controlled logic circuit is still relatively high in this work. The optimization of digital circuit will be a goal in the next design. Table 3 presents the comparison of the proposed SAR ADC with other state-of-the-art SAR ADCs, in which the conversion rate was >10 MS/s [2] , [20] - [24] . The area size of the proposed switching scheme was 0.024 mm 2 . Although this value is higher than those reported in [23] and [24] , the chip area is favorable. Compared with SAR ADC implemented using 65-nm and 40-nm technology in [23] and [24] , respectively, the proposed SAR ADC was implemented using 90-nm technology. In future, if the advanced CMOS technology process is used to design this architecture, the chip area of the proposed SAR ADC can shrink.
To evaluate the overall performance of the proposed ADC, the figure-of-merit (FOM) was used to compare the performance of the proposed ADC with that of published methods. Here, the FOM is given as equation (5) FOM = Power 2 ENOB × f S (5) where f s is the sampling frequency and ENOB is the effective number of bits. The FOM of the proposed ADC was 21.68 fJ/conversion step. Experimental results indicate that this work is comparable to the listed excellent SAR ADC designs and attains the level of research front.
V. CONCLUSION
In this paper, a low-power SAR ADC based on area-efficient and low-energy switching scheme was presented. The proposed CDAC architecture can substantially reduce the total required capacitance while also reducing the switching energy and minimizing the quantity of controlled switches required. Moreover, the switching energy of the proposed CDAC was uniformly distributed over the entire range of the digital output codes compared with the conventional CDAC structure, the monotonic switching scheme, and V cm based switching scheme. Finally, successive operations can be accomplished without increasing the complexity of the digitally controlled logic circuit. The prototype achieves a 50-MS/s conversion rate with power consumption of 664 uW from 1.2 V supply. The resulting FOM is 21.68 fJ/conversionstep. Therefore, the proposed SAR ADC is very suitable for low-power applications.
